


Control Data® 7600 Computer System


Hardware Features



DAVID E. LEE

7600 the system for the 70's






| | RECORD of REVISIONS | |
|----------|---|-------------|
| REVISION | NOTES | |
| 01 | Initial printing. | |
| 12-1-68 | | |
| 02 | Manual revised. This edition obsoletes all previous | |
| 3-20-69 | editions. | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | ı |
| | | |
| | | |
| | | |
| | | ł |
| | <u> </u> | |
| | | |
| | | 1 |
| | | Ì |
| | | 1 |
| | | 1 |
| | | 9 |
| | | 83 |
| | | FORM CA 230 |
| | |] 2 |
| | | |

Pub. No. 60258500 © 1968, 1969 by Control Data Corporation Printed in United States of America Address comments concerning this manual to:

Control Data Corporation Technical Publications Department 4201 North Lexington Avenue St. Paul, Minnesota 55112

CONTENTS


| | Page |
|--|--------|
| Introduction | 1 |
| 7600 System | 2 |
| Central Processing Unit (CPU) CPU Computation Section | 3 3 |
| CPU Small Core Memory | 4 |
| CPU Large Core Memory | 5 |
| CPU Input/Output Section | 6 |
| Peripheral Processing Units (PPU) | 7 |
| Peripheral Equipment Configurations | 8 |
| Central Processing Unit Instructions | 9 |
| Peripheral Processing Unit Instructions | 16 |
| Exchange Package | 21 |
| Input/Output Buffer Areas in SCM | 22 |
| Input/Output Exchange Packages in SCM | 23 |
| Program Status Designation Register (PSD) | 24 |
| Glossary | 25 |



INTRODUCTION

This booklet presents the salient hardware features of the CONTROL DATA® 7600 Computer System. For complete information on the 7600 Computer System, refer to the Control Data 7600 Computer System Reference Manual, Publication number 60258200.

7600 SYSTEM




CENTRAL PROCESSING UNIT (CPU)

- 60-bit Computation Section
- 60-bit Small Core Memory (65,536 words) plus parity
- 60-bit Large Core Memory (512,000 words) plus parity
- CPU Input/Output Section (15 channels)

PERIPHERAL PROCESSING UNITS (PPU)

- 12-bit computation Section
- 8 fully duplex data channels

CENTRAL PROCESSING UNIT (CPU) CPU COMPUTATION SECTION




- 60-bit internal word
- binary computation in fixed and floating point format
- 12-word (60 bits) instruction stack
- 24 operating registers
 8 18-bit A registers
 8 18-bit B registers
 8 60-bit X registers
 - nine independent functional units

Long Add Floating Add Floating Multiply Floating Divide Boolean Shift Normalize Population Count Increment


 Synchronous internal logic with 27.5 nanosecond clock period

CPU SMALL CORE MEMORY (SCM)




- 65,536 words of coincident current memory (60) bits plus parity)
- 32 independent banks; sequential addresses in separate banks
- 2048 words per bank
- 275 nanosecond read/write cycle time
- 27.5 nanosecond per word maximum transfer rate

CPU LARGE CORE MEMORY (LCM)




- 512,000 words of linear select memory (60 bits plus parity)
- 8 independent banks, each with an 8-word operand holding register
- 64,000 words per bank
- 1760 nanosecond read/write cycle time
- 8 words read simultaneously into bank operand register each reference; if addressed word is in bank operand register, no memory access is required
- 27.5 nanosecond per word maximum transfer rate
- operands directly accessible by CPU

CPU INPUT/OUTPUT SECTION



- 15 independent channels (asynchronous)
- each channel fully duplex
- buffer areas of 128 words each channel; buffer area sizes can be changed by wiring change
- 55 nanoseconds per 60-bit word maximum transfer rate to SCM

PERIPHERAL PROCESSING UNITS (PPU)



COMPUTATION SECTION

- 12-bit internal word
- · binary computation in fixed point
- synchronous internal logic with 27.5 nanosecond clock period

CORE MEMORY


- 4096 words of coincident current memory (12 bits plus parity)
- two independent banks; consecutive addresses to alternate banks
- 2048 words per bank
- 275 nanosecond read/write cycle time

INPUT/OUTPUT SECTION

- 8 independent channels (asynchronous)
- each channel fully duplex (12-bit)
- 247.5 nanoseconds per 12-bit word maximum transfer rate


PERIPHERAL EQUIPMENT CONFIGURATIONS

Peripheral equipments are attached to a cluster of interconnected PPU's to form an I/O station. Such a station can communicate with the multiplexer in the CPU directly or via another PPU. A representative configuration is shown below.



This diagram is necessarily simplified to basic data paths.

CENTRAL PROCESSING UNIT INSTRUCTIONS



EXPLANATION OF SYMBOLS USED IN CENTRAL PROCESSOR INSTRUCTION LISTINGS

- A One of eight address registers (18 bits)
- B One of eight index registers (18 bits)
- gh Instruction code (6 bits)
- i Specifies which of eight designated registers (3 bits). Is also used in some instructions as part of the operation code.
- j Specifies which of eight designated registers (3 bits)
- k Specifies which of eight designated registers (3 bits)
- K Constant, indicating branch
- X One of eight operand registers (60 bits)

CENTRAL PROCESSOR TIMING NOTES

1. Times given include clock periods known to occur before instruction issue, but do not consider register conflict conditions that might delay issue.

Except for the multiply and divide units, all functional units permit new instructions to enter them every clock period. A new instruction may enter the multiply unit in any clock period, provided there was no operation initiated in the preceding clock period. A new instruction can enter the divide unit two clock periods prior to completion of a previous divide operation. Once an instruction issues to a functional unit, it is executed in a fixed amount of time. No delays are possible.

Times given for instructions 01 to 07 and 50 to 57 do not consider memory conflict conditions or SAS backup conditions caused by bank conflicts.

- 2. Execution of Block Copy instructions (011 and 012) will be delayed until the following conditions are satisfied:
 - a. All operating registers are free.
 - b. No SCM bank conflicts exist.
 - c. LCM is not busy.
- 3. A delay will occur during instructions 011, 012, and 013 when an I/O section word request is made. A minimum delay of one clock period is required to enter the I/O word address in the address stream to the SAS. An additional delay will occur if the I/O reference causes a bank conflict in SCM.
- 4. A delay will occur in the execution of the Exchange Exit instruction (013) until two conditions are satisfied;
 - All operating registers are free.
 - b. No SCM bank conflicts exist.
- 5. The Read LCM and Write LCM instructions (014 and 015) will not issue until three conditions are satisfied.
 - a. LCM is not busy.
 - b. Xj register is free.
 - c. Xk register is free.

- 6. A Read LCM instruction (014) for a word already residing in an LCM bank operand register as a result of a previous instruction will require three clock periods. For a word not currently residing in one of the LCM bank operand registers, the instruction requires 14 clock periods.
- 7. The Reset Buffer instructions and Read Channel Status instructions (016 and 017) will not issue and begin execution until the required B registers are free.
- 8. Jump instruction 02i0K will not begin execution until the Bi register is free. Instruction execution will also be delayed if an instruction fetch is in process.
- 9. The execution of a branch instruction (030 to 037, 04ijk, 05ijk, 06ijk and 07ijk) will be delayed if an instruction fetch is in process.
- 10. Instructions 10 to 47 and 60 to 77 will not issue until the following conditions are satisfied:
 - a. The required A, B, and X registers are free.
 - b. X and B register input paths will be free during the required clock period.
 - No SAS backup condition exists.
 - d. The multiply unit is free (instructions 40, 41, and 42 only).
 - e. The divide unit is free (instructions 44 and 45 only).
- 11. Instructions 50 to 57 will not issue until the following conditions are satisfied:
 - a. The required A, B, and X registers are free.
 - No SAS backup condition exists.
- 12. A delay may occur in the execution of the Return Jump instruction (0100K) if the instruction stack control has requested one or more instruction words that have not arrived at the instruction stack (likely to occur in straight line coding).

CENTRAL PROCESSOR INSTRUCTIONS $_{\rm EXECU}\text{-}$

| MNE - MONIC CODE | IN- STRUC- TION CODE | NAME | TION TIME (Clock Periods) | FUNC- TIONAL UNIT |
|------------------------|-------------------------------|---|--|-------------------------|
| ES RJ RL | 00000 0100K 011jK | Error exit to EEA Return jump to K Block copy K + (Bj) words from | Min 13* Min = N + 15** | : |
| WL | 012jK | LCM to SCM Block copy K + (Bj) words from SCM to LCM | Min = N + 11** | _ |
| MC | 01300 | Exchange exit to NEA if exit flag clear | Min = 28 | - |
| ME | 013jK | Exchange exit to K +(Bj) if exit flag | Min = 28 | - |
| RX | 014jK | set Read LCM at (Xk) | 3,14* | _ |
| wx | 015jK | to Xj Write (Xj) into LCM at (Xk) | 3 | - |
| RI | 0160k | Reset channel (Bk) input buffer if j = 0 | 4 | - |
| ΪB | 016jk | Read channel (Bk) input status to Bj | 3 | - |
| TB | 016j0 | if j ± 0 Set Bj to current clock time | | |
| RO | 0170k | Reset channel (Bk) output buffer if j = 0 | 16 | - |
| OB | 017jk | Read channel (Bk) output status to Bj | 3 | - |
| JP | 02i0K | if j ± 0 Jump to K + (Bi) | Min 3 (in stack jump) Min 11 (out of stack | |
| ZR | 030jK | Branch to K if (Xj) = 0 | jump) Min 2 (branch fall through) Min 3 (branch in stack) Min 11 | - |
| | | | (branch out of stack) | |
| NZ | 031jK | Branch to K if (Xj) | ±0 | - |
| PL | 032jK | Branch to K if (Xj) positive | Same as | - |
| NG | 033jK | Branch to K if (Xj) negative | above | - |
| IR | 034jK | Branch to K if (Xj) in range | ١ | - |
| | r to Timin | g Notes f words in the block | | |

| | , D | MNE MONIC CODE | IN- STRUC- TION CODE | NAME | EXECU- TION TIME (Clock Periods) | FUNC- TIONAI UNIT |
|---|------------|----------------------|-------------------------------|--|--|-------------------------|
| | | OR DF | 035jK 036jK | Branch to K if (Xj) not in range Branch to K if (Xj) | Same as above | - |
| | | \mathbf{m} | 037jK | definite Branch to K if (Xj) | | - |
| | ` ~ | EQ | 04ijK | indefinite Branch to K if (Bi) | Min 2 | ~ |
| | | | 0 3 | = (Bj) | (branch fall through) Min 3 (branch in stack) Min 11 (branch out of stack) | - |
| | | NE | 05ijK | Branch to K if (Bi) ± (Bj) | , | _ |
| | | GE | 06ijK | Branch to K if (Bi) | Same as | |
| | | LT | 07ijK | ≥ (Bj) Branch to K if (Bi) | above | - |
| | | BX | 10ij0 | < (Bj) Copy (Xj) to Xi | | - Boo- |
| | | DV | | | | lean |
| | | BX | 11ijk | Logical product of (Xj) and (Xk) to Xi | 2 | Boo- lean |
| | | BX | 12ijk | Logical sum of (Xj) plus (Xk) to Xi | 2 | Boo- lean |
| | | BX | 13ijk | Logical difference of (Xj) minus (Xk) to Xi | 2 | Boo- lean |
| | | BX | 14i0k | Copy complement | 2 | Boo- |
| | | BX | 15ijk | of (Xk) to Xi Logical product of (Xj) and comp (Xk) | 2 | lean Boo- lean |
| | | BX | 16ijk | to Xi Logical sum (Xj) plus comp (Xk) to | | Boo- lean |
| | | BX | 17ijk | Xi Logical difference of (Xj) minus comp | 2 | Boo- lean |
| 1 | | LX | 20ijk | (Xk) to Xi Left shift (Xi) by jk | 2 | 63 161 |
| ŀ | | AX | 21ijk | Right shift (Xi) by | | Shift |
| | | LX | 22ijk | jk Left shift (Xk) by | 2 | Shift |
| į | | AX | 23ijk | (Bj) to Xi Right shift (Xk) by | 2 | Shift |
| ì | | NX | 24ijk | (Bj) to Xi Normalize (Xk) to | 2 | Shift Nor- |
| | | ZX | 25ijk | Xi and Bj Round and normal- | 3 | malize Nor- |
| | | 223 | 201/10 | ize (Xk) to Xi and | 2 | malize |
| | | UX | 26ijk | Bj Unpack (Xk) to Xi and Bj | 2 | Boo- lean |
| | | | | | | |

| MNE - MONIC CODE | IN- STRUC- TION CODE | NAME | EXECU- TION TIME (Clock Periods) | FUNC- TIONAL UNIT | |
|------------------------|-------------------------------|---|---|------------------------------|---|
| PΧ | 27ijk | Pack (Xk) and | | Boo- lean | |
| - | - | (Bj) to Xi Floating sum of | 2 | Float- | |
| FX | 30ijk | (Xj) plus (Xk) to Xi | 4 | ing Add | |
| FX | 31ijk | Floating difference of (Xj) minus (Xk) to Xi | 4 | Float- ing Add | |
| DX | 32ijk | Floating DP sum of | 4 | Float- ing Add | |
| DX | 33ijk | (Xj) plus (Xk) to Xi Floating DP differ- ence of (Xj) minus | | Float- | |
| RX | 34ijk | (Xk) to Xi Round floating sum of (Xj) plus | 4 | ing Add Float- ing Add | |
| RX | 35ijk | (Xk) to Xi Round floating dif- ference of (Xj) mi- | ± | Float- | |
| | | nus (Xk) to Xi | 4 | ing Add Long | |
| IX | 36ijk | Integer sum of (Xj) plus (Xk) to Xi | 2 | Add | |
| IX | 37ijk | Integer difference of (Xj) minus (Xk) to Xi | 2 | Long Add | |
| FX | 40ijk | Floating product of (Xj) times (Xk) to Xi | . 5 | Multiply | |
| RX | 41ijk | Round floating product of (Xj) | 5 | Multiply | |
| DX | 42ijk | times (Xk) to Xi Floating DP prod- uct of (Xj) times | | | |
| 2.535 | 43ijk | (Xk) to Xi Form mask of jk | 5 | Multiply | |
| MX | | bits to Xi | 2 | Shift | |
| FX | 44ijk | Floating divide (Xj) by (Xk) to Xi | 20 | Divide | |
| RX | 45ijk | Round floating di- vide (Xj) by (Xk) to | 20 | Divide | |
| NO | 46000 | Xi Pass | 2 | - D | - |
| CX | 47i0k | Population count of (Xk) to Xi | 2 | Popu - lation Count | |
| SA | 50ijK | Increment (Aj) plus K to Ai | Min 2 (no storage reference) Min 8 (storage reference) | Incre- ment | 0 |
| SA | 51ijK | Increment (Bj) | i cici ciico, | Incre- ment | |
| SA | 52ijK | plus K to Ai Increment (Xj) plus K to Ai | Same as above | Incre- ment | |
| SA | 53ijk | Încrement (Xj) | | Incre- ment | |
| SA | . 54ijk | plus (Bk) to Ai Increment (Aj) plus (Bk) to Ai | Min 2 (no storage reference) Min 8 (storage reference) | Incre- ment | Ó |
| | | | | | |

| | MNE- MONIC CODE | IN- STRUC- TION CODE | NAME | EXECU- TION TIME (Clock Periods) | FUNC- TIONAL UNIT |
|----------|-----------------------|-------------------------------|--------------------------------------|--|--------------------------|
| | sA | 55ijk | Increment (Aj) mi- nus (Bk) to Ai | | Incre- ment |
| | sa | 56ijk | Increment (Bj) plus (Bk) to Ai | Same as above | Incre- ment |
| | SA | 57ijk | Increment (Bj) mi- nus (Bk) to Ai | | Incre- ment |
| | SB | 60ijK | Increment (Aj) plus K to Bi | 2 | Incre- ment |
| | SB | 61ijK | Increment (Bj) plus K to Bi | 2 | Incre- ment |
| | SB | 62ijK | Încrement (Xj) plus K to Bi | 2 | Incre- ment |
| A | SB | 63ijk | Increment (Xj) plus (Bk) to Bi | 2 | Incre- ment Incre- |
| | SB | 64ijk | Increment (Aj) plus (Bk) to Bi | 2 | ment |
| | SB | 65ijk | Increment (Aj) mi- nus (Bk) to Bi | 2 | Incre- ment |
| | SB | 66ijk | Increment (Bj) plus (Bk) to Bi | 2 | Incre- ment |
| | SB | 67ijk | Increment (Bj) minus (Bk) to Bi | 2 | Incre- ment |
| | SX | 70ijK | Increment (Aj) plus K to Xi | 2 | Incre- ment |
| | sx | 71ijK | Increment (Bj) plus K to Xi | 2 | Incre- ment |
| | SX | 72ijK | Increment (Xj) plus K to Xi | 2 | Incre- ment |
| | SX | 73ijk | Increment (Xj) plus (Bk) to Xi | 2 | Incre- ment |
| | SX | 74ijk | Increment (Aj) plus (Bk) to Xi | 2 | Incre ment |
| | SX | 75ijk | Increment (Aj) mi- nus (Bk) to Xi | 2 | Incre- ment |
| | SX | 76ijk | Increment (Bj) plus (Bk) to Xi | 2 | Incre- ment |
| | SX | 77ijk | Increment (Bj) mi- nus (Bk) to Xi | 2 | Incre- ment |


PERIPHERAL PROCESSING UNIT

EXPLANATION OF PERIPHERAL PROCESSOR INSTRUCTION FORMATS

An instruction may have a 12-bit or a 24-bit format. The 12-bit format has a 6-bit operation code F and a 6-bit operand or operand address d.

| | OPERATION CODE | 0 | OPERAND OR PERAND ADDRESS |
|---|-------------------|---|------------------------------|
| | F | | d |
| ſ | 6 | | 6 |
| ī | I | 6 | 5 0 |

The 24-bit format uses the 12-bit quantity m, which is the contents of the next program address (P+1), with d to form an 18-bit operand or operand address.



EXPLANATION OF SYMBOLS USED IN PERIPHERAL PROCESSOR INSTRUCTION LISTINGS

(d) Implies the contents of d.
((d)) Implies the contents of the location specified by d.
m Implies m itself used as an address.

Implies d itself.

d

dm

m + (d) The contents of d are added to m to form an operand (jump address).

(m + (d)) The contents of d are added to m to form the address of the operand.

Implies an 18-bit quantity with d as the upper 6 bits and m as the lower 12 bits.

PERIPHERAL PROCESSOR INSTRUCTIONS

|) | MNE - MONIC CODE | INSTRUC - TION CODE (Octal) | NAME | EXECUTION TIME (Clock Periods) |
|---|---|--|--|--|
| • | EXN LJM LJM RJM RJM UJN ZJN NJN PJN MJN SHN | 00 0100 01XX 0200 02XX 03 04 05 06 07 | Error stop Long jump to m Long jump to m + (d) Return jump to m Return jump to m Return jump to d Unconditional jump d* Zero jump d Nonzero jump d Positive jump d Negative jump d Shift d | 10 or 15 15,20,25 15 or 20 |
| • | LMN LPN SCN LDN LCN ADN SBN LDC ADC LPC LMC | 11 12 13 14 15 16 17 20 21 22 23 | Logical difference d Logical product d Selective clear d Load d Load complement d Add d Subtract d Load dm Add dm Logical product dm Logical difference dm | 5 5 5 5 5 5 10 10 10 |

NOTES:

- Where more than one time is given, the shorter time is obtained when full use of bank phasing (backto-back storage references to alternate banks) is made.
- Conditional jump instructions list times for the "jump not taken" case. Add 3 or 5 clock periods for the "jump taken" case, depending on the value of d.
- 3. For the 10 (shift) instruction: Minimum time is required if the shift count (3; for shift counts > 3, add 1 clock period per shift beyond 3 to the minimum time.

| PSN | 24 | Pass] | |
|-----|----|--------------------------|-------|
| PSN | 25 | Pass | 5 |
| PSN | 26 | Pass [| Ü |
| PSN | 27 | Pass | |
| LDD | 30 | Load (d) | 15 |
| ADD | 31 | Add (d) | 15 |
| SBD | 32 | Subtract (d) | 15 |
| LMD | 33 | Logical difference (d) | 15 |
| STD | 34 | Store (d) | 15 |
| RAD | 35 | Replace add (d) | 25 |
| AOD | 36 | Replace add one (d) | 25 |
| SOD | 37 | Replace subtract one (d) | 25 |
| LDI | 40 | Load ((d)) | 15,25 |
| ADI | 41 | Add ((d)) | 15,25 |
| SBI | 42 | Subtract ((d)) | 15,25 |
| LMI | 43 | Logical difference ((d)) | 15,25 |
| | | 9 | |

^{*}d must not be 00 or 77.

| MNE - MONIC CODE | INSTRUC- TION CODE (Octal) | NAME | XECUTION TIME (Clock Periods) |
|------------------------|----------------------------------|--|--|
| | • | | 15,25 |
| STI | 44 | Store ((d)) | 25, 35 |
| RAI | 45 | Replace add ((d)) Replace add one ((d)) | 25, 35 |
| AOI | 46 | Replace subtract one ((d)) | |
| SOI | 47 | | 20, 33 |
| LDM | 5000 | Load (m) | 20, 30 |
| LDM | 50XX | Load (m + (d)) | 20, 50 |
| ADM | 5100 | Add (m) | 20,30 |
| ADM | 51XX | Add (m + (d)) Subtract (m) | 20, 30 |
| SBM | 5200 | Subtract (m) Subtract (m + (d)) | 20,30 |
| SBM | 52XX | Logical difference (m) | 20,30 |
| LMM | 5300 | Logical difference (m + | 20 |
| LMM | 53XX | (d)) | 20,30 |
| ama 6 | E 400 | Store (m) | 20,00 |
| STM | 5400 54XX | Store (m + (d)) | 20,30 |
| STM | 5500 | Replace add (m) | 30 |
| RAM | 55XX | Replace add (m + (d)) | 30,40 |
| RAM | 5600 | Replace add one (m) | 30 |
| ADM ADM | 56XX | Replace add one (m + | 00 |
| SOM | 00222 | (d)) | 30,40 |
| SOM | 5700 | Replace subtract one (m) | 30 |
| SOM | 57XX | Replace subtract one | 30,40 |
| BOM | 012121 | (m + (d)) | • |
| FIM | 60 | Jump on input word flag | 10* |
| EIM | 61 | Jump if no input word | |
| 777747 | • • | flag | 10 |
| IRM | 62 | Jump on input record | |
| 220112 | | flag | 10 |
| NIM | 63 | Jump if no input record | |
| | | flag | 10 |
| FOM | 64 | Jump on output word flag | 10 |
| EOM | 65 | Jump if no output word | |
| HOM | 00 | flag | 10 |
| ORM | 66 | Jump on output record | |
| OIU | 00 | flag | 10 |
| NOM | 67 | Jump if no output record | |
| 110111 | | flag | 10 |
| IAN | 70 | Input to A from channel d | 9** |
| **** | | • | |

^{*}Jump instruction times are for the "jump not taken" case. The "jump taken" execution time is identical if the jump is to an alternate bank. If the jump is taken to the same bank, add 5 clock periods.

 $^{**\}mbox{Assume}$ input channel d word flag is set; if not set, add the time waiting for flag to set.

| MNE - MONIC CODE | IN - STRUC - TION CODE | name | EXECUTION TIME (Clock Periods) |
|------------------------|---------------------------------|--|---|
| IAM | 71 | Input (A) words to m from channel d | n + |
| OAN | 72 | Output from A on channel d | 9++ |
| OAM | 73 | Output (A) words from | + |
| RFN | 74 | Output record flag on channel d | 5 |
| PSN | 75 | Pass | 5 |
| PSN | 76 | Pass | 5 |
| ESN | 77 | Error Stop | - |
| | | | (restart only by a Dead Start) |

⁺Timing for these instructions are sample times only for various cases. Assumptions made for each case are stated on the following page.

⁺⁺Assumes output channel d word flag is clear; if not clear, add the time waiting for flag to clear.

71 INSTRUCTION

Case 1: Assume:

- a block input terminated by a record flag rather than by decrementing (A) to zero.
- a 2 clock period response time between the resume and the word flag.
- c. a 3-word block followed by a record flag.
- d. the channel d input word flag is set at instruction initiation, and
- e. the first data reference is to the alternate storage bank.

Execution Time = 42 clock periods.

Case 2: Assume:

- a. a block input terminated by reducing (A) to zero.
- b. same response as in item b, Case 1.
- c. a count of 2 in the A register, and
- d. items d and e in Case 1 are true.

Execution Time = 24 clock periods.

Case 3: Assume:

a. a block input initiated with (A) = zero.

Execution Time = 10 clock periods.

73 INSTRUCTION

Case 1: Assume:

- a. a count of 3 in the A register.
- the device has a 2 clock period response time from receipt of word pulse to transmission of resume pulse.
- the output channel d word flag is clear, and
- d. the first word of the block is read from the alternate storage bank.

Execution Time = 34 clock periods.

Case 2: Assume:

a. a block output initiated with (A) = zero.

Execution Time = 10 clock periods.

EXCHANGE PACKAGE

SCM LOCATION n +

| | + | | P | A0 | BPA |
|---|---|----|-----|----|-----|
| | + | 1 | RAS | A1 | Bl |
| | + | 2 | FLS | A2 | B2 |
| | + | 3 | PSD | A3 | В3 |
| | + | 4 | RAL | A4 | B4 |
| 1 | + | 5 | FLL | A5 | B5 |
| 3 | + | 6 | NEA | A6 | В6 |
| 1 | + | 7 | EEA | A7 | B7 |
| 1 | + | 8 | | X0 | |
| ١ | + | 9 | | X1 | |
| 1 | + | 10 | | X2 | |
| n | + | 11 | | Х3 | |
| 1 | + | 12 | | X4 | |
| n | + | 13 | | X5 | |
| n | + | 14 | | X6 | |
| n | + | 15 | | X7 | |

B1 - B7 B Registers
X0 - X7 X Registers
P Program Address Register
BPA Breakpoint Address
RAS Reference Address - Small Core Memory

A Registers

A0 - A7

RAS Reference Address - Small Core Memory
FLS Field Length - Small Core Memory
PSD Program Status Designations
RAL Reference Address - Large Core Memory

FLL Field Length - Large Core Memory

NEA Normal Exit Address EEA Error Exit Address

INPUT/OUTPUT BUFFER AREAS IN SCM


| | 20 | 0 4 | 00 6 | 1 | 1000 | | |
|-------|-------------------------------|------------------------------------|-------------------------------|---------------------------------------|------|--|--|
| 10000 | CHANNEL 16 INPUT BUFFER | CHANNEL 15 OUTPUT BUFFER | CHANNEL 17 INPUT BUFFER | CHANNEL 17 OUTPUT BUFFER | | | |
| 7000 | CHANNEL 14 INPUT BUFFER | CHANNEL 14 OUTPUT BUFFER | CHANNEL 15 INPUT BUFFER | CHANNEL 15 OUTPUT BUFFER | | | |
| 6000 | CHANNEL 12 INPUT BUFFER | CHANNEL 12 OUTPUT BUFFER | CHANNEL 13 INPUT BUFFER | CHANNEL 13 OUTPUT BUFFER | | | |
| 5000 | CHANNEL 10 INPUT BUFFER | CHANNEL 10 OUTPUT BUFFER | CHANNEL 11 INPUT BUFFER | CHANNEL 11 OUTPUT BUFFER | | | |
| 4000 | | CHANNELS 4 & 5 INPUT/OUTPUT BUFFER | | CHANNELS 6 & 7 INPUT'OUTPUT BUFFER | | | |
| 3000 | CHANNEL 1 INPUT BUFFER | CHANNEL 1 OUTPUT BUFFER | | CHANNELS 2 & 3 INPUT'OUTPUT BUFFER | | | |
| 2000 | | AVAILABLE FOR A MONITOR PROGRAM | | | | | |
| 1000 | | INPUT/OUTPUT | EXCHANGE PACKAGE | s | | | |
| 0 | | 200 | 400 | 600 | 1000 | | |

INPUT/OUTPUT EXCHANGE AREAS IN SCM

| CHANNEL 16 | CHANNEL 16 | CHANNEL 17 | CHANNEL 17 |
|---------------|----------------|---------------|----------------|
| INPUT PACKAGE | OUTPUT PACKAGE | INPUT PACKAGE | OUTPUT PACKAGE |
| CHANNEL 14 | CHANNEL 14 | CHANNEL 15 | CHANNEL 15 |
| INPUT PACKAGE | OUTPUT PACKAGE | INPUT PACKAGE | DUTPUT PACKAGE |
| CHANNEL 12 | CHANNEL 12 | CHANNEL 13 | CHANNEL 13 |
| INPUT PACKAGE | DUTPUT PACKAGE | INPUT PACKAGE | DUTPUT PACKAGE |
| CHANNEL 10 | CHANNEL 10 | CHANNEL 11 | CHANNEL 11 |
| INPUT PACKAGE | OUTPUT PACKAGE | INPUT PACKAGE | DUTPUT PACKAGE |
| CHANNEL 6 | CHANNEL 6 | CHANNEL 7 | CHANNEL 7 |
| INPUT PACKAGE | OUTPUT PACKAGE | INPUT PACKAGE | DUTPUT PACKAG |
| CHANNEL 4 | CHANNEL 4 | CHANNEL 5 | CHANNEL 5 |
| INPUT PACKAGE | OUTPUT PACKAGE | INPUT PACKAGE | OUTPUT PACKAG |
| CHANNEL 2 | CHANNEL 2 | CHANNEL 3 | CHANNEL 3 |
| INPUT PACKAGE | OUTPUT PACKAGE | INPUT PACKAGE | OUTPUT PACKAG |
| MCU | REAL TIME | CHANNEL 1 | CHANNEL 1 |
| PACKAGE | PACKAGE | INPUT PACKAGE | OUTPUT PACKAG |

(OCTAL ADDRESSES)

PROGRAM STATUS DESIGNATIONS REGISTER



GLOSSARY

BPA
Clock Period
CPU
EEA
FLL
FLS
LCM
MCU
NEA
P
PPU
PSD
RAS
RAL

SAS

SCM

SWS

Breakpoint Address 27.5 nanoseconds Central Processing Unit Error Exit Address Field Length - LCM Field Length - SCM Large Core Memory Maintenance Control Unit Normal Exit Address Program Address Register Peripheral Processing Units Program Status Designations Reference Address - SCM Reference Address - LCM Storage Address Stack Small Core Memory Storage Word Stack

